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WI ABSTRACT 
A production method and structure for a thin-film 
GaAs crystal for a solar cell on a single-crystal silicon 
substrate (10) comprising the steps of growing a single- 
crystal interlayer (12) of material having a closer match 
in lattice and thermal expansion with single-crystal 
GaAs than the single-crystal silicon of the substrate, and 
epitaxially growing a single-crystal film (14) on the 
interlayer. The material of the interlayer may be germa- 
nium or graded germanium-silicon alloy, with low ger- 
manium content at the silicon substrate interface, and 
high germanium content at the upper surface. The sur- 
face of the interface layer (12) is annealed for recrystal- 
lization by a pulsed beam of energy (laser or electron) 
prior to growing the interlayer. The solar cell structure 
may be grown as a single-crystal n+/p shallow homo- 
junction film or as a p/n or n/p junction film. A Ga(A1- 
)AS heteroface film may be grown over the GaAs film. 
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GALLIUM ARSENIDE SINGLE CRYSTAL SOLAR 
CELL STRUCTURE AND METHOD OF MAKING 
ORIGIN OF INVENTION 
The invention described herein was made in the per- 
formance of work under a NASA contract and is sub- 
ject to the provisions of Section 305 of the National 
Aeronautics and Space Act of 1958, Public Law 85-568 
(72 Stat. 435; 42 USC 2457). 
TECHNICAL FIELD 
This invention relates to solar cells and a method of 
making solar cells, and more particularly to solar cells 
of the GaAs single-crystal type. 
BACKGROUND OF THE INVENTION 
Solar cells are ideal electric energy generators, ex- 
cept in respect to initial installation cost, because during 
operation they consume no energy from terrestrial 
sources, such as fossil fuel or nuclear fuels, and there- 
fore do not produce any pollution or create any undue 
hazard to public health and safety. Unfortunately, the 
present cost of producing solar cells and their low effi- 
ciency rating, makes solar electric energy too costly for 
use in any but the most exceptional cases, such as at 
remote microwave repeater stations or off-shore oil 
platforms. The current objective is to reduce the cost of 
solar electric energy to less than 70 cents per peak watt. 
To  reduce the solar electric energy cost, both conver- 
sion efficiency and cell fabrication costs may be im- 
proved, but neither should be improved at the expense 
of the other since the net gain may well be nil. Because 
research and development in this field is expensive, it is 
desirable to conduct research on a type of solar cell that 
will provide promise of improved cost and improved 
conversion efficiency as well. Of the known types of 
solar cells, GaAs single-crystal cells have the greatest 
potential for efficiency. The oldest type are Si single- 
crystal cells, but the production of large-area Si crystals 
continues to be a major problem with possible solutions 
that are too costly. Polycrystalline CdS cells are more 
promising in terms of cost, but reportedly have an effi- 
ciency of only 9%, and have stability problems. Re- 
search in amorphous silicon cells may eventually reduce 
production cost, but reported efficiency is only 5.5%, 
lower than for polycrystalline CdS. Polycrystalline 
GaAs cells may prove to be more efficient, but efficien- 
cies that have been reported are about 8%. There is thus 
a need to develop a solar cell structure, and method of 
producing the structure, for high efficiency (about 18% 
or greater) and low cost. 
The use of GaAs as the semiconductor material is 
widely recognized for obtaining high efficiencies on 
thin-film solar cells. This is partially due to its high light 
absorption and better match to the solar spectrum. Also, 
high efficiencies are to be expected because the barriers 
used in GaAs, such as n/p homojunctions, are reason- 
ably stable at normal operating temperatures and do not 
have the problems of many heterojunctions. Such 
heterojunction problems, except for the InP/CdS con- 
figuration, arise from lattice parameter and electron 
affinity mismatch between the two components. These 
in turn can cause high interface recombination state 
densities and unwanted barriers in the conduction 
bands, respectively, leaading to reduced open-circuit 
voltages (V,) and fill factors. 
OBJECTS AND SUMMARY O F  THE 
INVENTION 
An object of this invention is to provide high-effi- 
5 ciency (about 18% or greater) thin-film GaAs solar 
cells on low-cost substrate material. A further object is 
to provide a structure and method for producing thin- 
film GaAs solar cells on a silicon substrate. 
These and other objects of the invention are achieved 
10 by chemical vapor deposition of a thin-film gallium 
arsenide (GaAs) solar cell structure on a low-cost sin- 
gle-crystal substrate prepared with a thin interlayer of 
single-crystal material having a closer match in lattice 
parameter and thermal expansion with the GaAs crystal 
l 5  than does silicon. One exemplar of the invention is com- 
prised of a doped silicon (Si) substrate prepared with a 
thin film of single-crystal germanium (Ge), or a graded 
silicon-germanium alloy (Si/Ge) having a low Ge con- 
tent at the Si interface and a high Ge content at the 
2o surface where the GaAs film is exptaxially grown. Sur- 
face recrystallization prior to the GaAs growth, and 
possibly again after the GaAs growth, will reduce the 
number of dislocations caused by lattice misfit and ther- 
mal expansion differences, thereby to improve the elec- 
25 tronic properties of the solar cell for greater efficien- 
cies. The recrystallization process is best accomplished 
by the use of pulsed electron or laser beams of very 
short duration such that only the top is rapidly melted 
3o and resolidified to just a micrometer depth. Pulsing the 
recrystallization energy for such a shallow melt allows 
the recrystallization velocity to be much larger than the 
dislocation climb velocity so that the free surface region 
will be free of dislocations after such pulse annealing. 
35 The GaAs layer is epitaxially grown as either a shallow 
n+/p homojunction of about 4 micrometers thickness 
or as a p/n junction with a Ga(A1)As heteroface of 
about 0.05 to 0.1 micrometer thickness deposited over 
the GaAs film. Subsequent processing of the structure 






allization of a contact on theback (substrate) side and a 
grid contact on the obverse side. An antireflection coat- 
ing is added to the metallized obverse side. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is an isometric view of an exemplar GaAs 
solar cell structure on a low-cost single-crystal silicon 
substrate with a Ge or graded Si/Ge alloy interlayer. 
FIG. 2 is an end view of an alternative exemplar 
GaAs solar cell structure on a low-cost single-crystal 
silicon substrate. 
DESCRIPTION OF PREFERRED 
EMBODIMENTS 
Referring to FIG. 1, the structure of an exemplar for 
a solar cell is comprised of a single-crystal silicon sub- 
strate 10 with thickness of approximately 50 to 250 
micrometers and an interlayer 12 of germanium, or 
graded silicon-germanium alloy with a low germanium 
content at the interface between the substrate and inter- 
layer, and a high germanium content at the upper sur- 
face. A thin layer 14 (about 4 micrometers) of GaAs is 
chemical vapor deposited (CVD) on the interlayer with 
suitable dopants for growth of single-crystal GaAs with 
a shallow nf /p  homojunction. A back contact 16 and 
an obverse grid contact 18 is electroplated to complete 
the solar cell. An antireflection coating 20, such as sili- 
con nitride, is deposited on the obverse side. 
, - - - -  
Ge or graded Si/Ge interlayer fabricated, for example, 
by chemical vapor deposition (CVD), using the appro- 
priate gases for providing the Ge, or graded Si/Ge, 
growth, namely germane or germane (GeH4) and silane 
(SiH4) in helium (He) or hydrogen (H2). Although the 
usual carrier gas used in CVD systems is hydrogen, the 
carrier gas is preferably helium in order to allow epitax- 
ial growth of Ge and Si at lower temperatures than 
possible with H2. This may be significant because of the 
differences of about 70% in the Ge and Si thermal ex- 
pansion coefficients. 
There is also a mismatch in lattice constant between 
Si and Ge of about 4%. For that reason it is preferable 
to deposit a graded composition interlayer of Si/Ge 
alloy, with low Ge  content in the initial epitaxial 
growth at the Si substrate interface increasing to a high 
Ge content as the interlayer is grown. Such a variation 
in the Ge  and Si content of the graded interlayer may be 
linear or preferably incremental, i.e., in steps. In the 
case of varying the composition in steps, the optimum 
number of steps for a given thickness of the interlayer 
can be determined empirically. In either case, the Si/Ge 
interlayer will reduce the number of misfit dislocations 
at the interface, but not entirely. So with either a Ge  or 
graded Ge/Si interlayer, dislocations caused by lattice 
misfit and thermal expansion differences will remain to 
cause the subsequently grown GaAs to have degraded 
electronic properties, resulting in a lower solar cell 
efficiency than if a single-crystal Ge or a GaAs sub- 
strate were used. Therefore, a surface recrystallization 
step is performed prior to CVD growth of the GaAs 
film, and another, perhaps, after the GaAs is deposited. 
The recrystallization process is best accomplished by 
4,370,5 10 
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An alternative solar cell embodying the present in- and resolidified. If the recrystallization velocity is much 
vention is shown in FIG. 2. For convenience, the same larger than the dislocation climb velocity, the near-sur- 
reference numerals are applied to the same parts of the face region of the Ge  should be free of dislocations after 
structure as in the corresponding structure of FIG. 1. such pulse annealing, thus providing a high-quality 
The differences, thus made more evident, are a GaAs 5 surface upon which GaAs can be grown epitaxially. 
film 1 4  having a P/n or n / ~  junction, rather than an The GaAs growth is best accomplished by pyrolytic 
n+/p shallow junction, and the addition of a Ga(A1)As decomposition of trimethyl gallium (TMG) in the pres- 
heteroface layer 22 of about 0.25 to 0.1 dCmneters  ence of arsine (AsH3) with suitable gaseous sources for 
thkkness. The heteroface Provides surface dopant incorporation. This method, generally known as 
recombination for higher conversion efficiency than is 10 organometallic chemical vapor deposition (OM-CVD), 
otherwise Possible from a grown GaAs junction. Thus, offers the best potential and advantages for large-scale 
the heteroface functions as a window for efficient trans- production, lowest possible growth temperature, and 
mission of solar radiation into the cell. An antireflection lack of halide etching during growth, This is particum 
coating 20 is applied as before. larly so for operating in the low-pressure regime, and 
In both exemplars of the invention, GaAs is selected 15 perhaps with glow-discharge enhancement. Subsequent 
as the material for the solar cell because of the higher processing of the GaAs layers into solar cells can follow 
about 12 to 17% for Si solar cells). This would result in tion coatings. 
conversion efficiency possible (I8 to 22%, compared to 
a smaller overall area Of the array for the Same 
output power* To reduce the 
using standard methods for metallization and afitireflec- 
Because of the mismatch in thermal expansion coeffi- 
the GaAs is 2o cient between the GaAs layer and Si substrate, there and 
selected to be an epitaxial thin film that is vapor depos- will be a curling effect when a 50-micrometer thick 
ited because 'Ims can be grown much thinner (about substrate is used, as is desirable for the lightest possible 
a GaAs graded Si/Ge interlayer thickness. The tendency to curl strate for the CVD film is selected to be low-cost silicon 25 could be minimized by using 50-micrometer substrates 
which have a thicker (about 250 micrometers) border. because it has about half the density of GaAs, so that the mass of the solar cell is significantly reduced, which is Such a border will simplify handling and reduce break- important for space applications. The problem is to 
vapor deposition on single-crystal Si substrate. The 30 lem may be avoided by bonding a 'Over glass On the 
solution, in accordance with this invention. is to use a obverse side (for radiation protection) before thinning 
the Si substrate. 
micrometers) by vapor deposition than can be cut from cell structure. The degree of curl will depend on the grown in any Other manner. The 
achieve single crystallinity in the GaAs growth by age during processing* the prob- 
Process techniques for the various layers will now be 
described in the order in which they are applied, fol- 
35 lowing selection of the silicon substrate, which may be 
from any of the commercially available sources. Some 
possibilities are single-crystal Si sheet, such as dendritic 
web, cast Si sheet made by the heat exchanger method, 
or Si wafers sawed from ingots. Further cost reductions 
40 may be achieved by using refined metallurgical grade Si 
in place of high purity semicondctor or solar-cell grade 
Si. The lost-cost Si substrate is then modified to allow 
heteroepitaxial growth of GaAs film with a thickness of 
a few micrometers. 
The first step in modifying the Si substrate is to grow 
the interlayer. The growth of the Ge  or Ge/Si inter- 
layer, and its subsequent recrystallization are important 
to successful development of GaAs single-crystal solar 
cells on Si substrates. As noted hereinbefore, lattice 
50 misfit is the dominant mechanism for generating various 
defects in a two-layer system having different lattice 
parameters and thermal expansion coefficients. How- 
ever, the lower the processing temperature, particularly 
for those steps involving the materials growth, the 
55 fewer the problems to be expected. Consequently, a 
CVD system for germane and silane pyrolytic deposi- 
tion of Ge or Si/Ge alloy films on Si substrates prefera- 
bly uses high-purity helium (He) as the carrier gas. 
During the normal laboratory growth procedure, a 
60 graphite susceptor is out-gassed in He at looo' C. for 
several hours. Ge epitaxial films on Si with (1 1 1) orien- 
tation have been obtained at a growth temperature of 
about 650' C. with He carrier flow rate of 4500 cc/min 
and an admixture of GeHJHe (595 )  RW at a flow rate 
45 
the use of pulsed electron or laser beams. ?;he pulsed 65 of 7.7 cc/min. Growths on (106) Si-sibstrates are also 
energy will have a very short duration, on the order of possible. The crystallinity of the Ge layer thus grown 
10 to 100 nanoseconds, so that the Ge  material within on Si was confirmed by Laue back-reflection and trans- 
the top one micrometer depth or so is rapidly melted mission as well as by X-ray diffraction. 
4,3703 10 
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The Ge or Ge/Si interlayer is then annealed to im- The use of a repetitively Q-switched Nd:YAG or 
prove the crystallinity of the surface. During the past Nd:glass laser in the annealing system is preferred, due 
few years, the use of laser radiation as a heat source for to its stability compared to pulsed YAG or ruby lasers. 
annealing ion-implantation damage in Si and GaAs has Repeatability is probably the most important laser pa- 
shown dramatic progress. With laser annealing, a 5 rameter, because in laser annealing, a carefully con- 
higher degree of crystalline perfection than obtained trolled temperature distribution must be achieved. En- 
with furnace annealing has been reported in the litera- ergy densities below a threshold value will not have the 
ture. Among the different schemes used, pulsed laser desired effect, whereas too high an energy density will 
annealing has been found to give better results in many cause surface damage. Thus, there is a region of energy 
cases than the use of CW lasers. The pulsed laser 10 densities to be used for optimum laser annealing which 
method has been reported not only to crystallize an can be determined experimentally for a given laser sys- 
amorphous layer, but also to remove displacement dam- tem. After the optimum energy density I, for laser an- 
age and crystal imperfections due to loops and PreciPi- nealing is experimentally determined, the spot size Do 
tates. It has been shown that defects are eliminated (diameter ofthe 1/e power point) can be determined by 
during laser annealing only within the melted silicon 15 the following expression: 
layer. This layer recrystallizes after pulse termination 
cm/s, which exceeds the estimated upper limit of dislo- 
cation climb velocity by at least two orders of magni- where E is the total energy per laser pulse. In the case 
tude. Hence, it is the unusually fast recrystallization 20 of the model 114-2 Quantronix laser, E= 1 mJ, and for 
velocity achieved during laser annealing that is respon- an upper limit of Io= 1 J cm-2, Do is calculated to be 
sible for achieving imoroved crvstalline Derfection to 357 Fm. For a 2 cmX2 cm-annealing area, with the 
with a very rapid growth rate, of the order of 102-103 Do= (4E/d0)8, 
the depth of the Geltei layer. Piked lase; annealing is 
therefore the preferred method to eliminate defects in 
the Ge or graded Si/Ge interlayer and to produce a 
nearly perfect crystalline layer of Ge for the subsequent 
hetero-epitaxial growth of the active GaAs layer in the 
solar cell structure. A Nd:YAG laser, in the acousto- 
optical Q-switch pulsed mode was selected for use as an 
annealing/recrystallization system. 
The pulsed laser system preferred is comprised of a 
Quantronix Model 114-2 Nd:YAG laser (the basic laser 
unit), a Model 305A spatial mode selector (to allow for 
single TEM, mode operation), a Model 317 polarizer/- 
shutter assembly (to linearly polarize the laser beam for 
improved output stability by eliminating mode competi- 
tion between randomly polarized modes), a Model 301 
Acousto-optical Q-switch system (for pulse mode oper- 
ation with the pulse repetition rate adjustable from 
0-100 kHz), a General Scanning Corp. Model G-100PD 
mirror scanner with Model CCX-102-1 scanner control 
unit, a motorized vacuum-tight sample chamber, and 
the usual optics and pulse-power measuring instrumen- 
tation. Eventual scale-up in the sample area, say 10-50 
cm2, will require a Nd:glass laser in order to obtain the 
desired energy density of about 0.5 Joules/cm2 over the 
entire area. Its wavelength and pulse characteristics are 
similar to the Nd:YAG laser. 
The basic operating mode of the first mentioned laser 
annealing system involves several steps. The output 
beam of the pulsed Nd:YAG laser passes through an 
optical system which focuses the laser beam onto a 
small area on the sample surface to yield the necessary 
energy density. The focused beam is deflected by the 
mirror scanner to form an annealed-line region on the 
substrate. Simultaneously, the motorized sample cham- 
ber continuously translates the substrate in the direction 
perpendicular to the annealed line. This results in ap- 
propriate overlapping between annealed-line regions, 
Nd:YAG laser operating at 800 pps<the stability of 
pulse will deteriorate and the energy per pulse will 
25 decrease when operating at higher frequencies), and 
with 50% overlapping for both coordinates during 
pulse annealing, the scanning frequency for the mirror 
scanner and the scanning speed for the motorized trans- 
lating stage are calculated to be 7.1 Hz and 1.27 mm 
30 s-1, respectively. Hence, it should take only 15.8 sec- 
onds to anneal a 2 c m ~ 2  cm-Ge sample. The heating 
depth (Z) is calculated to be 2 pm with a thermal diffu- 
sion time (td) of 110 ns for Ge at 937" C. Therefore, this 
requires that td=Cpz2/k, where p, c and k are the den- 
35 sity, specific heat and thermal conductivity, respec- 
tively. For solid Ge, p=5.2 g m / ~ m - ~ ,  c=0.096 cal 
gm-IK-1, and k=0.174 Watt cm-1 at 937", the melt- 
ing temperature of Ge. 
Once the Ge or Ge/Si interlayer has been annealed, a 
40 low-cost, high-efficiency GaAs thin-film solar cell is 
formed with either n+/p shallow homojunctions or 
Al(Ga)As heteroface p/n junction structures. In each 
case, the starting substrate and interlayer are p doped 
for n+/p junctions and n doped for p/n junctions. Al- 
45 though the thin-film solar cell may be formed on the 
annealed interlayer surface by either CVD using a hy- 
dride or halide transport of Ga, it is preferable to do so 
by organometallic chemical vapor deposition (OM- 
CVD) because: (1) there is no excessive etching of the 
50 low-cost Si substrates or the interlayer by HCI, (2) the 
growth temperature can be lower with correspondingly 
lowered auto-doping by diffusion and less detrimental 
effects because of thermal-expansion mismatch between 
the GaAs film and substrate, and (3) the use of a single- 
55 temperature zone and cold-wall reactor more readily 
allows for scaling up production and cost reduction. 
An n+/p GaAs film was grown on a (100) p+-GaAs 
substrate. The initial p-layer was grown at 725" C. with 
a Zn-doping concentration of 4X lOl7cm-3and a thick- 
until the entire iimpie surface has been exposed. The 60 ness of i 2 i m .  The subsequent n+-layer was grown at 
advantages of using the combination of mirror scanner the same temperature with a S-doping concentration of 
and motorized translation stage are elimination of the 4X IO'* cm-3 and a thickness of -0.2 pm. The n+/p 
pincushion distortion of a dual mirror-scanner system, GaAs film has also been grown on a (100) p+-GaAs 
allowance for faster scanning speeds as constrasted to substrate which has high residual S concentration. Fab- 
the dual-motorized translation-stage system because of 65 rication of n+/p structures on single-crystal Ge inter- 
lower inertial mass, and the probability of longer oper- layers may use the same growth parameters just de- 
ating lifetime relative to that of the dual-motorized scribed for the single-crystal GaAs substrates. Among 




to GaAs growth are CP4, CPclA, HF:H202:H20:CH- expansion coefficient matching between the Si substrate 
3 c o o H ,  and HF:HN03:H20:CH3COQH (9:4:4:20). and the GaAs structure. 
The last etch was found to give the best GaAs surface Fabrication of n+/p GaAs structures on single-crys- 
morphology after OM-CVD growth. Using the tal p-doped G e  (100) substrates may be by the same 
HF:NHO3:H20:CHSOOH (9:4:4:20) etch prior to 5 growth parameters first described for the single-crystal 
GaAs growth, produced a fairly smooth surface mor- GaAs substrates. However, very poor surface morphol- 
PhologY. The other Possible etchants Produced Poorer ogy and leaky diode characteristics were observed on a 
surface morphology. few n+/p GaAs/Ge structures. The leaky diode perfor- 
For this sample, an initial p+-layer was grown at 700" mance may have been caused by the poor surface mor- 
C. with a Zn-doping concentration o f 3  X 101s~m-3and 10 phology resulting in a shunted junction after electro- 
a thkkness of -2 Prn, by a P-laYer grown at plating the conducting grid contact on the top surface. 
725" c. with a Zn-doping Concentration Of 2x1017 Some portions of the top n+-Iayer might have been 
cm-3and a thickness of -2 pm. The final n+-laYer was completely removed during thinning arising from the 
4x10i8 cm-3 and a thickness Of -o.2 pm. l 5  reflection coating. Another possible cause could be 
been made On GaAs epi-layers grown by ciated with the n+/p GaAs/Ge structure, a study ofthe 
properties of GaAs grown on G e  (100) substrates using single-crystal (100) GaAs substrates. 
The GaAs were made by growth Of different surface treatment and growth conditions was -' pm-thick p+-layer (p'=3x '01' cm-3 Zn-doped), 2o undertaken. Among the different chemical etchant that 
grown at 725" c. with a S-doping concentration of 
quently, n+/p shallow-homojunction have 
anodization process in producing the A-thick anti- 
auto-doping from the Ge, To resolve the problems asso- 
On 
-' pm-thick p-Iayer (P=2x I O i 7  cm-3 Zn-doped) and -'.' pm-thick '+ layer (n+=4X '' Zn-doped p+ GaAs (p+ =4x lo'' cm-3) substrates 
have been used were Cp4, CP4A, HF:H2O2:CH30oH, 
and HF:HN03:H2:CH3COOH (9:4:4:20). The last etch- 
ant was found to give the best GaAs surface morphol- 
cm-3 
ogy after OM-CVD growth. Using the HF:HN03:- with orientation approximately 2"-0ff (100) toward (1 10) plane. The OM-CVD GaAs gowth temperature 25 H20:CHlCOOH (9:4:4:20) etchant prior to GaAs was 725" C., and an As/Ga mole ratio of 6, arsine mole 
hydrogen flow rate of 3000 cc/min. were used. In fabri- Of GaAs grown On Ge was 
first deposited by an electroplating method. Subse- 30 temperature. Smooth GaAs layers On Ge substrates 
fraction (MF) of 1 . 6 ~  10-3, TMG M F  o f 9 x  10-4, and growth has shown a smooth surface morphology. The surface 
eating the n+/p solar cells, a gold back-contact was 
quently, an AR coating of approximately 1000 A was 
produced by anodization. But first, the gold front 
found to be strongly influenced by the growth 
were obtained at growth temperatures of 700" C .  or 
higher. However, auto-doping by Ge from the 
contact was applied by photolithography and electro- 
plating. Typical energy conversion efficiencies of about 
solar conditions with the best efficiency being 19.3%. 
at 7000 c. was excessive. At 6250 c. growth 
for which G e  auto-doping was not observed, poor 
that this temperature was too low for hetero-epitaxial 
It is noteworthy that obtaining such efficiencies for growth Of GaAs On (loo) Ge. In Order to improve the 
these cells with areas of 1 0 2  or more requires that the surface morPhologY and Yet to avoid high auto-doping, 
n + layer be everywhere thicker than the portion of the a method using @iAs growths at two tern- 
depletion region in that layer, so as to avoid deleterious 40 peratures, a higher one for initial nucleation and a lower 
shunting effects between the grid metallization and the One for continued growth gives good for the 
p-type base layer. One solution to this problem is to energy conversion 
grow the n +  layer to a thickness ofabout one microme- Some Of the difficulties associated with the n+/p 
ter, then after depositing the grid metallization, strip- shallow homojunction structure are that the depletion 
ping to reduce the average thickness of the n+ layer 45 width in the n +  layer must be eve!Ywhere less than the 
between the grid metallizations to about 500 A by many thickness ofthat layer (about 500 A). In addition, trade- 
successive oxidations and etching steps. However, this offs between light absorption and sheet resistance in the 
procedure imposes stringent requirements on the thick- n +  layer are also mther stringent. Fortunately, Peak 
ness control of the stripping, is costly and time consum- open circuit voltages of about one volt are obtainable in 
ing, and therefore is economically unfavorable for 50 GaAs homoJunctions, even for doping levels as low as 
large-scale production. An improved and simpler the I O i 7  cm3 range. However, the upper limit for doping 
method which avoids these difficulties is comprised o f a  donor impurities, about 5X IO*' cm-3, is marginal in 
p/n or n/p GaAs homojunction and a Ga(A1)As hetero- such n+/P structures for keeping low enough the series 
face grown Over the GaAs film, as will be described resistance due to sheet resistivity of the n +  layer. 
more fully hereinafter. If the source material cost of polycrystalline Si can be 
The OM-CVD process for growing n+/p GaAs reduced sufficiently, then n-type si substrates would 
structures on single-crystal p-doped GaAs substrates is become available for use so as to meet the long-term, 
employed with the process for growing Ge or graded mass-production photovoltaic cost goals. This would be 
Ge/Si interlayers on Si substrates because of the desir- the case if solar cells were developed to have an encap- 
ability of using low-cost, single-crystal Si substrates 60 sulated Air Mass 1 cell efficiency of greater than 
derived from metallurgical grade Si material. This 17-18%. With n-type Si substrates, it is possible to fabri- 
grade of Si is invariably p-type because it contains ex- cate a Ga(Al)As/GaAs heteroface cell in which the 
cess amounts of boron and aluminum. Thus, it is neces- homojunction is p/n, without the need for a very thin 
sary that the GaAs cell formed on it should have a top layer (emitter), thus avoiding the fabrication diffi- 
p-type base layer. It is also desirable to deposit the Ge 65 culties described earlier for the n+/p structure. 
or Ge/Si interlayer on the Si as a p-type single-crystal. In order to generate such a heteroface structure, the 
As noted hereinbefore, the interlayer is grown before OM-CVD process IS modified by adding a trimethyl 
the GaAs structure for improved lattice and thermal aluminum (TMA) source. For this structure, the metal- 





lization scheme for the grid electrode will, of course, be 
different from the n+/p structure. 
It should now be apparent that a new and improved 
method has been disclosed for producing a thin-film 
GaAs crystal for a solar cell on a single-crystal silicon 
substrate having a single-crystal interlayer which more 
closely matches the single-crystal GaAs in lattice and 
thermal expansion characteristics. Although particular 
embodiments have been described by way of example, 
and not limitation, it is recognized that modifications 
and variations may readily occur to those skilled in the 
art, particularly in the selection of materials. Conse- 
quently, it is intended that the claims be interpreted to 
4. A method as defined in claim 1 or 2 wherein said 
single-crystal film of GaAs is grown as a p/n or n/p 
junction film and further comprising the step of grow- 
ing a Ga(A1)As heteroface film over said GaAs film. 
5. A method for producing a thin-film GaAs single 
crystal layer for a solar cell structure on a single-crystal 
silicon substrate comprising the steps of 
growing on said silicon substrate semiconductor ma- 
terial having a closer match in lattice and thermal 
expansion with single-crystal GaAs than the single- 
crystal silicon of said substrate, and 
epitaxially growing a single-crystal film of GaAs on 
said interlayer for said GaAs solar cell structure, 
5 
10 
cover such modifications and variations. said material of said interlayer being step graded 
What is claimed is: germanium-silicon alloy, with low germanium con- 
1. A method for producing a thin-film GaAs single tent at the silicon substrate interface, and high ger- 
crystal layer for a solar cell structure on a single-crystal manium content at the upper surface. 
silicon substrate comprising the steps of 6. A solar cell comprised of a single crystal silicon 
growing on said silicon substrate a single-crystal in- substrate, a single-crystal interlayer, and a single-crystal 
terlayer of semiconductor material having a closer 20 GaAs film epitaxially grown on said interlayer, said 
match in lattice and thermal expansion with single- interlayer being comprised of epitaxial single-crystal 
crystal GaAs than the single-crystal silicon of said semiconductor material having a closer match in lattice 
substrate, and and thermal expansion with single-crystal GaAs than 
annealing by pulsed beams of energy only the top of with the single-crystal silicon of said substrate, a back 
said interlayer of material for recrystallization 25 contact on said substrate and a grid contact on said film 
prior to growing said thin-film GaAs single crystal said interlayer being comprised of step graded germani- 
layer, thereby achieving surface recrystallization um-silicon alloy, with low germanium content at the 
to just about a micrometer depth, and silicon substrate interface, and a high germanium con- 
epitaxially growing said single-crystal film of GaAs tent at the upper surface. 
on said annealed interlayer for said solar cell struc- 30 7. A solar cell as defined in claim 6 wherein said 
ture. GaAs film is an n+/p shallow homojunction film. 
8. A solar cell as defined in claim 6 wherein said 
GaAs film is an n/p or p/n junction film, and further 
comprising a Ga(A1)As heteroface film on said junction 
15 
2. A method as defined in claim 1 wherein said mate- 
3. A method as defined in claim 1 or 2 wherein said 
rial of said interlayer is germanium. 
single-crystal film of GaAs is grown as a single-crystal 35 film. 
n+/p shallow homojunction film on said interlayer. * * * * *  
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